Low Power Design in Deep Submicron Electronics
内容简介
Decreasing power dissipation per logic function has become a primary concern in virtually all CMOS system chips designed today as a result of the relentless progress in processing technology that h...
(展开全部)
Decreasing power dissipation per logic function has become a primary concern in virtually all CMOS system chips designed today as a result of the relentless progress in processing technology that has led us into the deep-submicron age. Evolution from 1 micron to 0.1 micron lithography in the next decade will not be possible without a change in the way we design CMOS systems. But power reduction requires an overall optimization, ranging from software compilation over instruction set design down to the introduction of much more parallelism in the architecture, the optimal use of memory hierarchy, new clocking strategies, use of asynchronous techniques, new CMOS circuit techniques and management of leakage currents in new low power technologies. Moreover, performance and power dissipation will come to be dominated by interconnect and thus completely new floor planning and place and route strategies are emerging. The chapters in this book present a systematic coverage of deep submicron CMOS digital system design for low power, from process technology all the way up to software design and embedded software systems.
您对《Low Power Design in Deep Submicron Electronics》有什么评价吗,点击右上角“我想说两句”,说出你的看法吧。
有什么“读后感”吗?您可点击右上角“我要写长评”来进行评价噢。
猜您喜欢读
网友关注
网友关注
精品推荐
分类导航
评价“Low Power Design in Deep Submicron Electronics”