High-level Test Synthesis of Digital VLSI Circuits
内容简介
Explaining how HTS is able to explore the synthesis freedom provided at high-level to derive an inherently testable architecture at low or even no overhead, this text provides an introduction to HTS and helps develop an understanding of this emerging technology by presenting a background of HTS terms, operation scheduling and resource allocation algorithms. The book also covers various HTS techniques for scan and built-in self-test methodologies, register-transfer level test synthesis, examples of several effective HTS schemes for highly testable digital circuits, and more.
您对《High-level Test Synthesis of Digital VLSI Circuits》有什么评价吗,点击右上角“我想说两句”,说出你的看法吧。
我要写长评
书评
有什么“读后感”吗?您可点击右上角“我要写长评”来进行评价噢。
评价“High-level Test Synthesis of Digital VLSI Circuits”