IDDQ Testing for CMOS VLSI
内容简介
Provides coverage of IDDQ testing, including discussion of the correlation between physical defects and logical faults, and how IDDQ testing detects these defects. This title presents information o...
(展开全部)
Provides coverage of IDDQ testing, including discussion of the correlation between physical defects and logical faults, and how IDDQ testing detects these defects. This title presents information on test generation for IDDQ testing; use of stuck-at and random vectors for IDDQ testing; use of IDDQ testing in factory production lines; cost benefit analysis; instrumentation issues; off-chip and on-chip current senors; ATE interface; case studies with memories and microprocessors; and proposed IEE QTAG standards. It also supplies planning guidelines and optimization methods, together with numerous examples ranging from simple circuits to extensive case studies. It should be useful as a reference for designers and test engineers.
您对《IDDQ Testing for CMOS VLSI》有什么评价吗,点击右上角“我想说两句”,说出你的看法吧。
有什么“读后感”吗?您可点击右上角“我要写长评”来进行评价噢。
猜您喜欢读
网友关注
网友关注
精品推荐
分类导航
评价“IDDQ Testing for CMOS VLSI”